Master PMSM Design – Join Our Course on December 16, 2025 - Register Now!

Chip-Package-Board System Simulation

Model signal and power integrity from chip to package to board in one EM environment.

EMC Analysis of an Intel Dual-Die CPU with Heatsink

This application note models an Intel dual-die CPU as a dual-fed microstrip patch to study electromagnetic compatibility at 2.05 and 4.9 GHz. It compares S-parameters, field distributions, and temperature with and without a heatsink, and evaluates the effect of heatsink height. The results show that resonant frequencies and scattering parameters are dominated by the internal package, while the heatsink mainly influences thermal distribution, with simulations closely matching published measurement data.

How does through-silicon-via (TSV) enhance chip performance and efficiency?

Study how TSV technology boosts chip performance and efficiency. Learn about its role in reducing latency, minimizing power consumption, and optimizing semiconductor design.

By visiting or using this website you agree to the storing of cookies on your device to enhance site navigation, analyze site usage, and assist in our marketing efforts. View cookies details.